Advanced Techniques for Enhancing Low-Noise Amplifier Performance: A Review

Serri A. Saleh*  
serri.21enp18@student.uomsul.edu.iq

Khalid K. Mohammed*  
khalid.akkedi@uomosul.edu.iq

Mohammad Tariq Yaseen*  
mtyaseen@uomsul.edu.iq

Hashim H. Hausien**  
hashim.hausien@newcastle.ac.uk

*Department of Electrical Engineering, College of Engineering, University of Mosul, Mosul, Iraq
**School of Electrical and Electronic Engineering; Newcastle University, Newcastle, United Kingdom.

Received: October 27th, 2023   Received in revised form: November 20th, 2023   Accepted: December 24th, 2023

ABSTRACT

This paper reviews prior investigations into low noise amplifier (LNA) design. In this work, various modern LNA architectures will be examined, with a focus on five technologies: Cascode Distributed LNA, Coupled-Line Feedback in 0.15-m GaAs pHEMT Technology, Dual-Band CMOS LNA in 65-nm CMOS, CMOS LNA Using Post-distortion technique and 22-nm FD-SOI CMOS. In this review, Low power dissipation rate, input and output synchronization, high gain, and low noise levels are examined. In order to design a new successful LNA, each topology's performance is then examined. Future research will be conducted based on comparisons of these five topologies.

Keywords: low noise figure; high gain amp; linearity; low power performance

This is an open access article under the CC BY 4.0 license (http://creativecommons.org/licenses/by/4.0/).
https://rengj.mosuljournals.com
Email: alrafidain_engjournal2@uomosul.edu.iq

1. INTRODUCTION

Today's wireless standards and systems are evolving at an unprecedented rate, and technologies are being used to lower prices and improve reliability to keep pace. Because of the attractiveness of the wide-band transceiver of up to tens of gigahertz, the demand for this type of device has increased, especially in high-speed communications and imaging systems, and in very precise radars, and there is a rapidly developing need for technologies that adhere to strict gain, linearity and consumption standards. Low power and low noise standards [1].

Fortunately, considerable advancements have been made in microelectronics technology, allowing a wide range of high performance LNA components to be selected in the design flow. In addition, Simulink technology significantly cuts down on design costs and time [2].

Therefore, a low-noise amplifier (LNA), is a basic need for ultra-wideband systems and is a critical part of overall system performance. To ensure optimal performance of the overall system, including its sensitivity, the LNA should possess several key attributes. These include high gain, consistent flatness across the desired frequency range, excellent noise characteristics, and precise input/output return loss. By meeting these requirements, the LNA contributes to achieving superior system performance, enhancing
sensitivity, and preserving signal integrity. Due to the aforementioned necessity, designing the UWB LNA has emerged as one of the most difficult tasks.

2. LOW-NOISE AMPLIFIER

Any radio receiver's first active gain stage, or LNA, is where amplification always plays a crucial role. Additionally, due to the ultra-wide band (UWB) systems' a wide frequency range to accommodate various signal frequencies, a low noise figure (NF) to minimize additional noise introduced by the amplifier itself, high gain to amplify weak input signals effectively, and low power consumption to ensure energy efficiency. the LNA becomes more difficult to implement [3]. Almost all micro wave (MW) and RF amplifiers employ three terminal solid-state components such as hetero junction bipolar transistors (HBTs), junction field effect transistors (JFETs), and high electron mobility transistors (HEMTs). MW transistor amplifiers are always durable, affordable, and dependable. They can be incorporated with mixers, oscillation, and related components in both hybrid and monolithic integrated circuits [4]

In recent research there is a trend towards LNA design using various techniques such as increasing the number of stages to increase the gain or controlling the type of linkage of the circuit with the transistor, common-emitter (CE) design with inductive degeneration, and an input inductor is employed in the initial stage to optimize both noise reduction and signal amplification simultaneously [5]. The Common Gate (CG) stage serves as the initial stage in the amplifier, providing input matching for a wide frequency range. It ensures impedance matching and efficient signal transfer from the input source. On the other hand, the Common Source (CS) stage acts as the second stage of the amplifier and is responsible for delivering substantial gain. By combining these two stages, the amplifier achieves a well-matched input and high gain, resulting in improved overall performance [6].

Since what is required in wide and high-bandwidth receivers is the minimum noise level for new generation communication systems, which leads to a challenge in matching impedance and noise levels in UWB systems, it is difficult to maintain a low noise level over a wide range of frequencies. However, in general, traditional low-bandwidth transistors are used in loudspeakers, and the reliance is on the rest of the components and on matching the input and output impedance [7].

The performance of a LNA plays a crucial role in addressing the challenge of achieving a balanced trade-off between noise, gain, bandwidth, linearity, stability, and power consumption [8]. Wideband LNAs have undergone research on numerous topologies and designs to improve these trade-offs. On the other hand, as the NF of the LNA predominates that of the entire receiver system, it is also important to examine various low noise amplifier designs.

3. CIRCUIT TOPOLOGIES

3.1 Cscode distributed low-noise amplifier

This approach has a gain of 14.1 dB, the best NF of 2.1 dB, and the best output third order intercept point / gain compression (OIP3/OP1) dB of 23.25/14.7 dBm, all within the frequency range of UWB between 2.0–42.0 GHz. Under 3 V VDD, the overall power usage is 129 mW [8].

Utilizing (0.15) m GaAs E-Mode pHEMT technique, this architecture of LNA is built as a single phase 5-Cascode-unit LNA per a single additional efficient termination. In addition to shunt amplification part, Gate Artificial Transmission Line (G-ATML), Synthetic Drain Transmission Line (D-ATML), and Gate/Drain Termination Resistors, as shown in Fig. 1, it also has these components. The ATMLs at both the gate and drain nodes consumed parasitic capacitance to reach wideband efficiency [9].
Figure (1): The suggested CDLNA’s graphic views include (a) an extensive circuit of gain augmentation at nodes \( k \) and \( k + 1 \), (b) its general basic architecture, and (c) A noise reduction by gate active terminal structure [8].

The signal is reused in coupled-line (CL) sections, and voltage gain can be increased by allowing inductive gain to peak. Both coupling factor \( K \), and CL arm length can be utilized to regulate the signal’s frequency and intensity. To enhance NF performance without degrading matching conditions, the adopted ways were Active Termination and source degeneration [10].

3.1.1 The proposed cdlna voltage gain

An additional signal channel via the CL section can be seen in Fig. 2.b. This signal flow reuses some of the signal’s output for the subsequent gain-boosting amplification units [11]. Simulation outcomes of the suggested DLNA design are shown in Fig.2.

Figure (2): (a) voltage gain \( Av \), (b) factor of stability, and (c) active termination and 50-ohm resistor termination. These techniques are specifically evaluated in terms of their impact on the NF while keeping all other design variables unchanged [11].

3.1.2 The nf in the proposed cdlna

The suggested active gate termination, which is depicted in Fig. 1(c), has been applied to enhance NF performance. It is created by the resistive feedback and parallel source degradation of a CS structure [12].
The related Zin could be obtained to attain an impedance match by choosing the suitable feedback resistor and gain [13]. It is possible to change input-referred noise PSD via gain in voltage. Lower NF will be attained compared to resistor termination. The operating frequency, however, grows greater, and the benefit will diminish, potentially worsening the NF and Zin. The proposed structure uses RC parallel source degeneration to address this issue.

The negative feedback will diminish in high frequency as a result of the expression of gain (A_v)

\[ A_v \approx -\frac{g_m R_t (1 + sR_i C_i)}{1 + g_m R_t + sR_i C_i} \ldots \ldots (1) \]

with degeneration, compensating for the gain. As a result, NF and Zin can be kept in a wider frequency range [14][15].

### 3.2 Coupled-line feedback in 0.15-μm GaAs pHEMT technology

The circuit has characteristics that range from 10 to 43 GHz, a bandwidth of 33 GHz, a noise figure of 2.4 to 3.0 dB, a peak gain of 24.6 dB, a total dc power of 110 mW, and a technology of 0.15-m GaAs E-moderm pHEMT [16].

The suggested circuit in this study consists of a coupled-line (CL)-based positive feedback and three stages of common-source (CS). The frequency of center fc and feedback intensity are adjusted with varying of coupling factors and arm length [17].

Figure 3 depicts the coupled-line effect on gain. The second and third stages in Fig4 are the only ones that employ the proposed CL structures; hence they only affect the gain responses up until the second stage.

The circuit in Fig. 4 is composed of two CL sections, CL1 and CL2, and three CS stages. As dc blocks, Cf1, C2, C4 are employed, and the values of these blocks are optimized for the overall layout design. The gap size is another factor that can affect k. Multiple L-type sections are utilized to create matching networks (MNs) at the input and output of the system. These L-type sections are designed to absorb the parasitic effects of the RF pads. By incorporating these sections, the matching networks effectively minimize the impact of the RF pad parasitics and optimize the impedance matching between the source and load. This helps to improve the overall performance and signal transfer efficiency of the system. Full-wave EM simulations are used to optimize the layout design at the end [17]and[18].

![Figure (3): (A) CL coupler with coupled and through port short circuits. (b) A one-stage LNA using the suggested CL feedback. (c) Voltage gains at different values of the parameter. The coefficient of coupling factor is k, while the arm length of CL is l_{CL}, the length of L2 is l2, and the length of L3 is l3. The transistor M1's width, source TL, and load are denoted by W_{M1}, Ls, and RL, correspondingly [16].](image)

![Figure (4): Diagram of the suggested LNA with CL feedback [16].](image)
Figure (5): Shows the outcomes of simulations and measurements of (a) group delay and (b) Noise Figure and S-parameter [16].

3.3 Dual-band cmos lna in 65-nm cmos

For multiband 5G wireless systems, this letter describes a concurrent dual-band LNA running at 28 and 39 GHz that achieves 18.1/18.4 dB gain, 3.1/3.8 dB NF, consumes 10.2 mW, and uses 65-nm CMOS technology. A contemporaneous dual-band LNA is described in the study. A network of wideband input match was used by this LNA. To achieve dual-band functionality, pair a dual-band load with the device. The schematic diagram in Fig.6(a) illustrates the implementation of the shunt series reactive feedback technique. That can be used to create a wideband input network; the small signal model is displayed in Fig. 6(b)[19].

The proposed feedback input network is used to create a dual-band LNA, as seen in Fig.7. It uses a two-stage construction to deliver adequate gain. Another step serves as an output buffer is incorporated in the circuit design to provide a robust and stable output signal. Furthermore, it facilitates output matching to ensure accurate and reliable measurements. In the third stage to obtain the minimal minimum achievable noise factor ($F_{\text{min}}$), transistors are biased at optimum current density ($J_{\text{OPT}}$) = 0.2 mA/m, and the finger width is intended to be the smallest practicable value in order to lower the gate resistance and obtain the highest cutoff frequency ($f_T$). The transformer together with gm1 determines the input power matching [20]. The turn ratio $n$ and coupling the transformer's coefficient $k$ should be as large as feasible to enable a large gm1, which results in a tiny $R_n$. On-chip transformers’ $n$ and $k$, however, are subject to process limitations. $n = 2$ is used to take into account the quality factor and the self-resonant frequency, in addition taking into account the gate resistance and cut-off frequency. By optimizing these parameters, we can improve the overall performance of the circuit. The top two metals are used in the construction of the transformer, which has a layered design to increase $k$. The noise matching is then enhanced by the addition of a series inductor $L_g$. As depicted in Fig. 7, coupling-tuned resonant tanks are used to create the dual-band load. The magnetic connection causes the resonance frequency ($\omega$) to split into two locations.
\[ \omega_{1,2} = \sqrt{\frac{1 \pm k}{LC}} \] .................(2)

The coupling-tuned resonant tanks are designed to exhibit high impedance at the two resonant frequencies, which allows for effective signal filtering. The coupling coefficient \( k \) determines the spacing between these resonant frequencies. The low-noise amplifier (LNA) is engineered to have significant gain within the two passbands, which are centered around frequencies of 28 and 39GHz as a result, and it also blocks transmissions in other frequency bands [21].

Figure (7): Illustrates the schematic diagram of the proposed dual-band LNA [19].

Figure (8): Illustrates results for Fig.7 (a) represents the S-parameter, which characterizes the circuit’s, (b) indicating the NF level, introduced by the circuit according to reference [19]

3.4 Post-distortion (pd)technique for cmos lna

This paper introduces a modified version of the PD linearization method specifically tailored for cascode common-gate low-noise amplifiers (CG-LNAs) operating at high frequencies, including the millimeter-wave band. The implementation of this method using a 65-nanometer CMOS fabrication process results in several performance metrics. These include a gain ranging from 9.6 to 12 dB, an NF ranging from 5.0 to 5.45 dB, an IIP3 varying from 2.4 to 10.6 dBm, and a power consumption of 14.4 mW derived from a 1.2 V supply. Schematic diagram of post-distortion techniques in Figure 9. (b) The suggested CG-LNA with PD method [22].

Figure (9): (a) Illustration of traditional post-distortion techniques (b) depicts the linear single-ended cascode CG-LNA employing the suggested post-distortion (PD) method.

In this configuration, transistor M1 and the source inductor (Ls) contribute to achieving wideband input matching. The inclusion of an additional transistor, M3, enhances the linear behavior of the LNA. Considering the presence of the parasitic gate-source capacitor (Cgs) of M1 and the source inductor (Ls), the input can be modeled as a parallel RLC circuit. This parallel circuit enables wideband matching, even when the input quality factor (Qin) is low, as discussed in reference [22].

3.4.1 Wideband input matching

By accounting for the parasitic gate-source capacitor Cgs of M1 and the source inductor Ls, the input circuit can be seen as a parallel RLC circuit. This parallel circuit can match a wideband even when Qin, the input quality factor, is poor [23].
3.4.2 Pd linearization technique enhanced

Transistor M2 is used to achieve a decent reverse isolation based on Fig. 9b. The parasitic capacitors C1 and C2 are resonated out using an inter-stage inductor (LX). Because parasitic capacitors’ high frequency channel is blocked, M2’s less-than-ideal effects have no impact on the output.

The suggested PD technique uses an inductor (LX) as feedback, which provides increased gain [24].

3.4.3 Differential cascode cg-lna

A differential cascode CG-LNA is created using the suggested linearization approach, as shown in Fig. 10. As a single-to-differential balun, an input transformer with a strong coupling is utilized. In order to increase the coupling factor k, it adopts a stack type.

![Figure 10](image)

Figure (10): Differential CG-LNA using approaches for linearity [22].

The linearity of the LNA is improved by the inter-stage inductors and PD-compensated transistors M3a/b. The additional transistors M3a/b have bias in the area of weak inversion region to provide the best IIP3. M3a/b has little impact on energy use, gain, NF, etc. because of the benefits of the PD design and with a low supplemental current of 0.4 mA, the simulated noise figure (NF) of the LNA is presented in Fig.11(c), showcasing the performance with and without the implemented post-distortion (PD) technique according to references [25] and [26].

3.5 22-nm fd-soi cmos

The LNA design in question utilizes a 2-stage configuration, operating within the frequency range of 23.7 to 28.5 GHz, with a center frequency of 28 GHz. It achieves a maximum gain of 23.1 dB, an NF of 2.1 dB, and a remarkably low power dissipation of only 5.6 mW. Implemented using a 22-nm FD-SOI CMOS process, the core area of the LNA is a mere 0.09 mm2. In this particular design, a transformer is formed by vertically integrating the inductor present in the input matching network (IMN) with the degeneration inductor that is connected to the source of the input-stage common-source (CS) transistor. This integration takes place within the same die region. The purpose of this arrangement is to optimize the utilization of space and ensure efficient magnetic coupling between the inductor components. By implementing this transformer configuration, the overall performance of the circuit, especially in terms of impedance matching and signal integrity, can be significantly enhanced. This integration allows for a more compact arrangement of passive components, occupying less space. The magnetic coupling resulting from this integration enhances the noise performance of the LNA by facilitating improved interaction between the source and gate of the CS.
transistor, as described in [27].

Figure (12): Presents a simplified circuit representation of the cascode amplifier utilized for gain and noise analysis. The red sources within the circuit diagram represent the noise sources as denoted in reference [27].

To modify the impedance observed at the gate in Fig12, A source-degenerated cascade’s source and gate must produce negative feedback for the noise-cancellation technique to work [25].

Figure (13): Provides a comprehensive view of the design and chip micrograph of a two-stage LNA. The first stage of the LNA incorporates magnetic feedback to effectively mitigate noise on both the source and gate edges of a common-source (CS) transistor, as described in reference [27].

To enhance the overall gain, a second-stage cascade is incorporated, although unlike the first stage, it does not include a source-degeneration inductor. The two stages are connected by a decoupling capacitor, which also serves as part of the inter-stage matching circuit. Furthermore, a third capacitor is connected to the gate of the common-gate (CG) transistor to facilitate gate voltage oscillation that corresponds to the oscillation of the matching source. The LC matching circuit is employed as the output matching circuit to optimize the impedance matching and maximize power transfer. For additional information on how the two-stage LNA was built, see Fig. 13 for a complete schematic that includes the bias circuits, matching networks, and the transformer [28][29].

Figure (14): Evaluation of the constructed LNA’s measured and simulated S parameters [27].

Figure (15): Shows the actual LNA’s measured and simulated NF values [27].

4. SUMMARY

Table 1 summarizes a comparison of the LNA performance of the newly developed and previously described approaches. It shows that different techniques and different connection methods have been used to serve a specific purpose such as high gain such as LNA with Coupled-Line Feedback, or obtaining the lowest power consumption such as Cascode LNA with Magnetic Coupling Feedback technique, lower NF such as Cascode Distributed Low-Noise Amplifier technique.

Therefore, the design LNA process is really a trade-off between the characteristics listed in the Table1 since there are always trade-offs between power consumption, NF, gain, impedance matching, and linearity that decides which of these low-noise amplifiers is the best design so that it focuses on improving a specific feature at the expense of the rest of the characteristics.
5. CONCLUSION

In conclusion, this review presents five types of LNAs for frequencies between 2-42 GHz, mentioning the results we obtained in Table 1, and mentioning the types of transistors used (0.15-μm GaAs pHEMT, 65-nm CMOS, 22-nm FD-SOI) to implement the design. Overview of previously published designs in Table 1, shows LNA design is one of the most difficult aspects of CMOS implementation. A design is considered good if it achieves a number of goals in addition to focusing on improving one goal, including having an appropriate gain for noise decreasing, low NF for improving the sensitivity of the receiver, low power consumption for battery life prolongs, and a compact chip area for decreasing the multiple tradeoffs between these aims should therefore be taken into account when constructing successful LNA. Cascode LNA with Magnetic Coupling Feedback is the best design, according to the results. This is because it provides the least amount of power usage, which will be the primary goal of future research.

REFERENCES

[1] Omar El-Aassar; Gabriel M. Rebeiz " Design of Low-Power Sub-2.4 dB Mean NF 5G LNAs Using Forward Body Bias in 22 nm
التقنيات المتقدمة لتعزيز أداء مضخم الصوت منخفض الضوضاء: بحث مراجعة

خالد حسن حسين
hashim.hausien@newcastle.ac.uk

محمد طارق ياسين
mtyaseen@uomosul.edu.iq

تاريخ الاستلام: 27 سبتمبر 2023
استلم بصيغته المنقحة 20 أكتوبر 2023
تاريخ القبول: 24 ديسمبر 2023

الملخص
تستعرض هذه الورقة التحقيقات السابقة في تصميم مكبر الصوت منخفض الضوضاء (LNA). في هذا العمل، سيتم فحص العديد من بنيات LNA الحديثة، مع التركيز على خمس تقنيات: Cascode Distributed LNA في تقنية GaAs pHEMT، و Coupled-Line Feedback في تقنية CMOS LNA، و FD-SOI CMOS LNA، و BiCMOS LNA. هذه المراجعة، تم فحص معدل تبديد الطاقة المنخفض، وتزامن المدخلات والمخرجات، والكسب العالي، ومستويات الضوضاء المنخفضة. ومن أجل تصميم مضخم LNA جديد ناجح، يتم بعد ذلك فحص أداء كل طوبولوجيا. سيتم إجراء أبحاث مستقبليات بناءً على مقارنات بين هذه الطوبولوجيات الخمسة.

الكلمات الدالة:
مكبر منخفض الضوضاء، مكبرات ذات مكاسب عالية، الخطية، مكبر ذو أداء منخفض الطاقة

FD-SOI CMOS for 5G Applications', IEEE, VOL. 70, NO. 4, APRIL 2023